(12)

EUROPEAN PATENT APPLICATION

(1) Application number: 88202151.2

(51) Int. Cl.4: H03L 7/08

2 Date of filing: 30.09.88

3 Priority: 12.10.87 NL 8702424

(3) Date of publication of application: 19.04.89 Bulletin 89/16

Designated Contracting States:
DE FR GB IT


71) Applicant: N.V. Philips' Gloeilampenfabrieken Groenewoudseweg 1 NL-5621 BA Eindhoven(NL)

Inventor: Boudewijns, Arnoldus Johannes
 Juliana
 c/o INT. OCTROOIBUREAU B.V. Prof.
 Holstlaan 6
 NL-5656 AA Eindhoven(NL)

Representative: Steenken, Jacob Eduard et al INTERNATIONAAL OCTROOIBUREAU B.V. Prof. Holstiaan 6
NL-5656 AA Eindhoven(NL)

Oscillator circuit comprising a phase control loop.

omprising an oscillator (1) whose frequency is dependent on a control current (81), an output signal is obtained from a phase detector (13) in the phase control loop and is applied to a switchable (23, 27) first current-source circuit (29) charging a capacitor (35) from which a control signal is obtained which is applied via a second current-source circuit (63) to a control signal input (81) of the oscillator (1). To render the operation of the circuit less dependent on the frequency of phase variations, the second current-source circuit is also switchable (69, 71) by means of the phase detector (13).



EP 0 312 141 A1

Oscillator circuit comprising a phase control loop.

15

30

40

The invention relates to an oscillator circuit comprising a phase control loop including a phase detector which has a first input coupled to an output of an oscillator, a second input coupled to a comparison signal input of the phase control loop and an output circuit coupled to a current-source circuit which is switchable by means of said output circuit for controlling the charge of a capacitor from which a control signal for the oscillator is obtained.

An oscillator circuit of the type described above is known from United States Patent 4,244,043.

Such an oscillator circuit may be used, for example as a clock signal generator for memory circuits in video signal processing circuits if the comparison signal is a line frequency signal and if the output of the oscillator is coupled via a frequency divider to the first input of the phase detector.

To improve the behaviour of the phase control loop, for example Figure 16 of the above cited United States Patent proposes to arrange a resistor in series with the capacitor.

If the oscillator circuit is an integrated circuit, it is found to be difficult to choose a suitable value for this resistor.

The spreads in the gain of the phase detector, in the control slope of the oscillator and in the value of the resistor itself are such that in that case the properties of the control loop are not fixed.

It is an object of the invention to provide a solution by which the properties of the control loop will be less dependent on the spread in the various elements of the circuit.

To this end an oscillator circuit of the type described in the opening paragraph is characterized in that the capacitor is connected to an input of a voltage-current converter with the aid of which a control current is obtained as a control signal for the oscillator, the frequency of the oscillator being dependent on said control current and the control current being obtained via a second current-source circuit which is also switchable by means of the phase detector.

Since the resistor is no longer present, its value and spread in its value thus no longer have any influence.

To render the frequency characteristic of the phase control loop proportional to the comparison signal frequency, the oscillator circuit according to a further embodiment of the invention may also include a coupling circuit for obtaining a given ratio between the currents supplied by the first and the second current-source circuit.

The invention will now be described in greater detail by way of example with reference to the accompanying drawing.

The drawing comprises a sole Figure showing a simplified diagram of an oscillator circuit according to the invention.

In the Figure an oscillator 1 has an output 3 which is connected to an input 5 of a frequency divider 7 an output 9 of which is connected to a first input 11 of a phase detector 13. A comparison signal, for example a signal at the line frequency of a television signal if the oscillator 1 must supply a signal which should serve as a clock signal for a memory or delay circuit for a video signal, for example a colour difference signal, is applied to a second input 15 of the phase detector 13.

The phase detector 13 includes an output circuit having a first output 17 and a second output 19 which are connected to a switching signal input 21 of a switch 23 and to a switching signal input 25 of a switch 27, respectively.

The switches 23 and 27 form part of a first switchable current-source circuit 29 and are arranged in series with each other and with two transistors 31, 33 between the terminals of a power supply source. A connection 34 between the switches 23 and 27 is connected to a terminal of a capacitor 35 which is also connected to a terminal of the power supply source and to an input 37 of a voltage-current converter 39.

The input 37 of the voltage-current converter 39 is connected to the gate electrode of a transistor 41 which is an N-channel field effect transistor in this case and whose other electrodes are each connected via diodes 43, 45 to the power supply terminals. The junction points of these diodes with these electrodes constitute outputs 47, 49 and 51, 53, respectively, of the voltage-current converter 39.

The outputs 47 and 51 are connected to inputs 55 and 57, respectively, of the first current-source circuit 29 which is connected to the bases of the transistors 31 and 33, respectively, whilst the outputs 49 and 53 are connected to inputs 59 and 61, respectively, of a second current-source circuit 63.

The input 59 of the second current-source circuit 63 is connected to the bases of two transistors 65, 67 whose emitters are connected to the positive power supply terminal. The collector of the transistor 65 is connected via a series arrangement of two switches 69, 71 to the collector of the transistor 73 whose emitter is connected to the negative power supply terminal. The junction point of the switches 69 and 71 is connected to the collector of the transistor 67 and to an output 75 of

::

20

the second current-source circuit 63. Switching signal inputs 77 and 79 of the switches 69 and 71 are connected to the outputs 17 and 19, respectively, of the phase detector 13.

The output 75 of the second current-source circuit 63 applies a control current to an input 81 of the oscillator 1 which oscillates at a frequency depending on the value of the control current. The current supplied by the transistor 69 determines the quiescent frequency of the oscillator.

The phase detector 13 is of a conventional type which is also used as a frequency detector and it comprises two D flip-flops whose D inputs are connected to a positive supply voltage and whose Q outputs are connected to the outputs 17 and 19, respectively, of the phase detector 13 and to the inputs of an AND gate 87 whose output is connected to the reset inputs of the D flip-flops 83, 85

In the case of positive phase deviations of the comparison signal at the second input 15 with respect to the signal, to be controlled in its phase, at the first input 11 the duration of the output pulses at the output 17 of the phase detector 13 is proportional to the phase deviation and the output 19 supplies very short-lasting pulses of a constant duration on the leading edges of the signal at the first input 11 of the phase detector 13, whereas in the case of negative phase deviations of the comparison signal at the second input 15 the duration of the output pulses at the output 19 of the phase detector 13 is proportional to the phase deviation and the output 17 supplies very short-lasting pulses of a constant duration. The pulses occur at the frequency of the signals at the first and the second input 11, 15 of the phase detector 13 if it operates as a phase detector, thus if the frequencies of the signals at the inputs are equal.

Due to the output signals of the phase detector 13 the switches 23 and 27 are closed in the case of a positive phase deviation at the frequency of the comparison signal during a period which is proportional to a positive phase deviation and the switches 33 and 73 are closed during a constant, very short period at the same frequency. In the case of a negative phase deviation the switches 33, 73 are closed at the frequency of the comparison signal during a period which is proportional to a negative phase deviation and the switches 23, 27 are closed during a constant, very short period.

The control loop constituted by the phase detector 13, the first current-source circuit 29, the capacitor 35, the voltage-current converter 39, the second current-source circuit 63 and the oscillator 1 will be set in such a way that a given phase deviation between the signals at the inputs 11 and 15 of the phase detector 13 is maintained. A given voltage drop across the capacitor 35 is associated

therewith.

If the frequency of the comparison signal increases, the loop gain would decrease at a constant value of the currents supplied by the current sources 31, 33. This effect is counteracted by the feedback of the voltage-current converter 39 to the current sources 31, 33 so that the loop gain is increased again, resulting in the ratio between the loop gain and the frequency of the comparison signal remaining substantially constant. This has the advantage that the value of the capacitor 35 need not be adapted to the frequency of the comparison signal.

Since the switches 69 and 71 are operated by the output signals of the phase detector 13, the control current caused by these switches at the output 75 of the second current-source circuit 63 is increased in the case of a sudden phase increase of the comparison signal at the second input 15 of the phase detector 13.

The described effects which are due to the control of the current sources 31 and 33 and of the switches 77 and 79 are independent of the frequency of the comparison signal, because the influence of the operation of the switches 23, 27, 77, 79 on these effects only depends on the magnitude of the phase deviation and does not depend on the frequency of the comparison signal.

Since the first current-source circuit 29 and the second current-source circuit 63 do not supply current when the voltage across the capacitor 35 is zero, a switch 83 is provided for activating the control loop, which switch, when switching on an apparatus incorporating the oscillator circuit, receives a switching signal at its switching signal input 85 so that the switch 83 connects the capacitor 35 to the supply voltage for a short period.

It will be evident that the mere operation of the switches 77, 79 of the second current-source circuit 63 by the phase detector 13 has a favourable influence on the operation of the control loop so that, if desired, the coupling of the control of the first current-source circuit 29 to that of the second, due to the through-connection of their inputs 59 and 55, can be omitted and the current-sources 31 and 33 can be adjusted to supply a constant current. The switch 83 can then also be dispensed with

For the sake of clarity, the switches 23, 27, 77, 79, 83 are shown as mechanical switches, but they may of course be incorporated as semiconductor circuits in an integrated circuit.

The transistors 31, 33, 65, 73 shown as bipolar transistors for the sake of clarity and the elements 43, 45 shown as diodes may of course alternatively be unipolar semiconductor circuits.

The oscillator 1 is preferably in the form of a chain of inverters which may be equipped with

50

unipolar semiconductors.

Claims

1. An oscillator circuit comprising a phase control loop including a phase detector which has a first input (11) coupled to an output (3) of an oscillator (1), a second input (15) coupled to a comparison signal input of the control loop and an output circuit (17, 19) coupled to a current-source circuit (29) which is switchable (23, 27) by means of said output circuit for controlling the charge of a capacitor (35) from which a control signal (81) for the oscillator is obtained, characterized in that the capacitor (35) is connected to an input (37) of a vortige-current converter (39) with the aid of which a control current (81) is obtained as a control signal for the oscillator, the frequency of the oscillator (1) being dependent on said control current and the control current being obtained via a second current-source circuit (63) which is also switchable (69, 71) by means of the phase detector.

2. An oscillator circuit as claimed in Claim 1, characterized in that it includes a coupling circuit (55, 59; 57, 61) for obtaining a given ratio between the currents supplied by the first current-source circuit (29) and the second current-source circuit (63).

5

10

15

20

25

30


35

40

45

50

55





EUROPEAN SEARCH REPORT

Application Number

EP 88 20 2151

| | DOCUMENTS CONSIDERED TO BE RELEVANT | | | | | |
|-----------------------------|--|--|---|---|-----------------------|--|
| 1 | Category | Citation of document with of relevant p | indication, where appr assages | opriate, | Relevant to claim | CLASSIFICATION OF THE APPLICATION (Ist. Cl.4) |
| • | A D,A | EP-A-0 190 894 (AI * Column 2, line 26 48; figures 1-4 * DE-A-2 912 406 (CI * Page 50, line 8 - figure 16 * | DVANCED MICRO 6 - column 11 ITIZEN WATCH) | , line | 1 | H 03 L 7/08 |
| | | The present search report has b | | | | TECHNICAL FIELDS SEARCHED (Int. Cl.4) H 03 L H 03 D |
| _ ا | Place of search | | Date of completion of the search 19-01-1988 | | Examiner DUONDT T E E | |
| EPO FORM 1503 03.52 (F0401) | THE HAGUE CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document | | ENTS | DHONDT I.E.E. T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons A: member of the same patent family, corresponding document | | |